CAN-PCIe/402

PCI Express® Board with up to 4 CAN Interfaces

Single Lane PCIe Board with Altera® FPGA for up to 4x CAN

- 1x, 2x or 4x CAN interfaces according to ISO 11898-2
- Bus mastering and local data management by FPGA
- PCIe® interface according to PCI Express Specification R1.0a
- · Selectable CAN termination on board
- · Supports MSI (Message Signaled Interrupts)

Wide Range of Operating System Support and Advanced CAN Diagnostic

- · Drivers and higher layer protocols for Windows®, Linux®, VxWorks®, QNX®, RTX, RTX64 and others
- CANopen®, J1939 and ARINC 825 protocol libraries are available
- esd Advanced CAN Core (esdACC) technology

Variety of Product Designs

- · Product versions available with or without electrical isolation
- Low profile version for 1xCAN or 2xCAN
- 4x CAN via 1x DSUB37 connector



Wide Choice of Hardware Designs The CAN-PCIe/402 is a PC board designed for the PCIe bus that features one, two (CANPCIe/402-2) or four (CAN-PCIe/402-4/2Slot) electrically isolated CAN High-Speed interfaces according to ISO 11898-2. The CAN-PCIe/402-4/2Slot comes with two CAN interfaces via a separate slot bracket. These product versions are also available

In the CAN-PCIe402-B4/1Slot version all four CAN interfaces are connected via one 37-pin DSUB connector.

without electrical isolation.

Equipped with up to two CAN interfaces the board is available as low profile versions (CAN-PCIe/402-1-LP and -LP2).

CAN Data Management

The independent CAN nets according to ISO 11898-1 are driven by the esdACC (esd Advanced CAN Core) implemented in the Altera FPGA. The FPGA supports bus mastering (first-party DMA) to transfer data to the host memory. This results in a reduction of overall latency on servicing I/O transactions in particular at higher data rates and a reduced host CPU load.

Due to the usage of MSI (Message Signaled Interrupts) the CAN-PCIe/402 can be operated for example in Hypervisor environments.


The CAN-PCIe/402 provides high resolution hardware timestamps.

Software Support1

CAN layer 2 (NTCAN-API) software drivers are available for Windows, Linux, VxWorks, QNX, RTX and RTX64.

The CANopen software package is available for Windows, Linux, RTX, VxWorks and

Drivers for other operating systems are available on request.



Technical Specifications:

recnnicai Sp	ecificat	ions:	
PCI Express	Interfac	e:	
PCIe port	PCI Express Spec. R1.0a, Link width 1x		
CAN:			
Interface	1x, 2x or 4x CAN high-speed interfaces according to ISO 11898-2, bit rate up to 1 Mbit/s, with or without electrical isolation		
CAN controller	esdACC in EP4CGX Altera FPGA, acc. to ISO 11898-1 (CAN 2.0 A/B)		
General:			
Ambient temp.	0 °C +75 °C		
Rel. humidity	Max. 90 % (non-condensing)		
Power suppy	3.3 V: 12 V:	2x CAN I_{MAX} = 280 mA, 4x CAN I_{MAX} = 290 mA 2x CAN I_{MAX} = 180 mA, 4x CAN I_{MAX} = 230 mA	
Connector	PCle: CAN:	PCIe card edge connector 1x 9-pin DSUB per CAN channel, male (all except C.2045.08), 1x 37-pin DSUB, male (only C.2045.08)	
Weight	CAN-PCIe/402-2: 60g		

Order Information:		
Hardware		Order No.
CAN-PCIe/402-1 CAN-PCIe/402-1-D CAN-PCIe/402-2 CAN-PCIe/402-2-D CAN-PCIe/402-4/2Slot CAN-PCIe/402-4/2Slot-D CAN-PCIe/402-B4/1 Slot CAN-PCIe/402-Slot2	1x CAN (CAN 1 only) as C.2045.02 but without electr. isolation 2x CAN (CAN 1, CAN2) as C.2045.04 but without electr. isolation 4x CAN (C.2045.04, C.2045.10) as C.2045.06 but without electr. isolation 4x CAN via 1x DSUB37, 1 Slot Adapter board, CAN 3,4, cable	C.2045.04 C.2045.05 C.2045.06
CAN-PCIe/402-Slot2-D CAN-PCIe/402-1-LP CAN-PCIe/402-1-LP-2	as C.2045.10 but without electr. isolation Low profile version, CAN 1 Low profile version, CAN 2	C.2045.11 C.2045.32 C.2045.34

CAN layer 2 drivers for Windows and Linux are included in delivery.

Software Support ¹	
Additional CAN layer 2 object licences including CD-ROM:	
CAN-DRV-LCD QNX	C.1101.32
CAN-DRV-LCD VxWorks	C.1101.55
CAN-DRV-LCD RTX (incl. RTX64)	C.1101.35
Higher CAN layer protocols including CD-ROM:	
CANopen-LCD Windows/Linux, RTX, QNX or VxWorks	C.1101.xx
J1939 stack for Windows or Linux	C.1130.xx
ARINC 825-LCD for Windows/Linux, RTX, QNX or VxWorks	C.1140.xx
1 For detailed information about driver evallability for your appreting system places conto	at our colon toom

©2016 esd electronic system design gmbh, Hannover All data are subject I:\Texte\Doku\DBL\CAN\ENGLISCH\Blue\CAN-PCle402_Datasheet_en_17.odt All data are subject to change without prior notice

 ${\it CiA}^{\otimes}$ and ${\it CANopen}^{\otimes}$ are registered community trademarks of CAN in Automation e.V. All trademarks are reserved by their respective owners.




CAN-PCIe/402

Driven by esdACC (Advanced CAN Core)

S

Basic Product Features:

- CAN ISO 11898-1 protocol compatibility
- Tested and certified acc. to ISO CAN Conformance Tests "ISO 16845:2004 Road vehicles - Controller area network (CAN) -Conformance test plan"
- 11-bit and 29-bit CAN IDs
- Bit rates from 10 kbit/s up to 1 Mbit/s supported
- Receive buffer (64 CAN messages)
- · Complete access to CAN error counters
- · Programmable error warning limit
- · Error code capture register
- · Error interrupt for each CAN bus error
- · Arbitration lost interrupt with detailed bit position
- Single-shot transmission (no re-transmission)
- · Listen only mode (no acknowledge, no active error flags)
- Automatic bit rate detection (hardware supported bit rate detection)
- Acceptance filter (4-byte code, 4-byte mask)
- Self reception mode (reception of 'own' messages)
- · Busload measurement



Superior esdACC Features 1:

- Operating system independently programmable via esd's NTCAN-API
- 32-bit register interface optimized for CAN needs
 - · Easy to program
 - Transmission and reception of CAN frames with a minimum of register accesses
- RX and TX timestamping (64-bit wide, bit accurate, resolution may vary with input clock, in any case ≤ 62.5 ns, usually 20.833 ns)
 - On hardware with IRIG-B interfaces IRIG-B time is used for timestamping
- TX FIFO (16 CAN frames deep)
 - Providing the means to generate 100% busload even with non-realtime operating systems
 - · Providing the means for real back-to-back transmission
- Timestamped Tx FIFO (16 CAN frames deep)
 - High priority
 - · 64 bit timestamp
 - Bit time accuracy for CAN transmission
- Frame accurate abortion of transmissions with minimum delay
 - · e.g. for driver timeouts
 - ISO11898-1 conform
 - Aborted frames in FIFO won't be blocked by low priority TX

Superior esdACC Features (continued) 1:

- Hardware timer to provide accurate software timeouts beyond operating system accuracy
- Bus mastering in RX direction takes the load off host CPU (needs bus master capable local bus to host interface)
- Optional integration with 32-bit microcontroller to further relieve host CPU
- Optional different sources for timestamps (e.g. IRIG-B)
- Using FPGA technology provides the option to tailor any feature to any customer's needs, including optional integration with customer's FPGA content
- The esdACC IP core has been verified on Xilinx Spartan and Altera Cyclone FPGAs.

¹ Availability of the Superior esdACC Features depends on the operating system. Please contact our sales team for further information.

For further information on the esdACC IP Core please contact our sales team.